

PROGRAMLANABİLİR DENETLEYİCİ
TEMEL KOMUTLAR İÇİN PROGRAMLAMA ÖRNEKLERİ

1. Input Circuit



Instruction Word	No./Data
L0D	0
OUT	2 0 0


A L0D instruction is used to designate an input branched from the bus.

2. AND Circuit 1 (Series Circuit)



Instruction Word	No./Data
L0D•NOT	0
AND	1
OUT	2 0 0

3. AND Circuit 2 (Series Circuit)



Instruction Word	No./Data
L0D	0
AND	1
AND•NOT	2
OUT	2 0 0


AND instructions can be used continuously without limitation.

4. OR Circuit 1 (Parallel Circuit)



Instruction Word	No./Data
L0D	0
OR	1
OUT	2 0 0


5. OR Circuit 2 (Parallel Circuit)



Instruction Word	No./Data
L0D	0
OR	1
OR•NOT	2
OR	3
OUT	2 0 0

OR instructions can be used continuously without limitation.


6. Self-Holding Circuit 1 (RESET Preferred)



Instruction Word	No./Data
L0D	0
OR	2 0 0
AND•NOT	1
OUT	2 0 0

Turning on SET input 0 while RESET input 1 is off turns on Output 200, which remains on after SET input 0 goes off.


7. Self-Holding Circuit 2 (SET Preferred)



Instruction Word	No./Data
L0D	0
L0D	2 0 0
AND•NOT	1
OR•L0D	
OUT	2 0 0

Turning on SET input 0 turns on Output 200 whether RESET input is on or off, and Output 200 remains on after SET input 0 goes off.


8. Priority Circuit 1 (Continuous Input Signal)



Instruction Word	No./Data
L0D	0
AND•NOT	2 0 1
OUT	2 0 0
L0D	1
AND•NOT	2 0 0
OUT	2 0 1

Input 0 or 1 whichever enters first is given priority, nullifying the input which enters next.


9. Priority Circuit 2 (Pulse Input Signal)



Instruction Word	No./Data
L0D	0
OR	2 0 0
AND•NOT	2 0 1
AND•NOT	2
OUT	2 0 0
L0D	1
OR	2 0 1
AND•NOT	2 0 0
AND•NOT	2
OUT	2 0 1


This circuit is used when outputs should be prevented from turning on simultaneously, such as forward/reverse control of a motor.

10. Series-Parallel Circuit 1




Instruction Word	No./Data
L0D	0
AND	1
OR	2
OUT	2 0 0

11. Series-Parallel Circuit 2



Instruction Word	No./Data
LOD	0
AND•NOT	1
OR	2
AND•NOT	3
AND	4
OUT	2 0 0


12. Series-Parallel (OR•LOD) Circuit 3



Instruction Word	No./Data
LOD	0
LOD	1
AND	2
OR•LOD	3
AND	4
OUT	2 0 0


After Circuits A and B are programmed, these circuits are ORed by an OR•LOD instruction. Thereafter, AND3 instruction is programmed.

13. Series-Parallel (OR•LOD) Circuit 4




Instruction Word	No./Data
LOD	0
LOD	1
AND•NOT	2
OR	3
OR•LOD	4
AND	4
OUT	2 0 0

14. Series-Parallel (OR•LOD) Circuit 5




Instruction Word	No./Data
LOD	0
AND	1
LOD	2
AND•NOT	3
OR•LOD	4
AND	4
OUT	2 0 0

15. Series-Parallel (OR•LOD) Circuit 6



Instruction Word	No./Data
LOD	0
AND	1
LOD•NOT	2
AND	3
OR•LOD	4
LOD	5
AND	6
AND•NOT	7
OUT	2 0 0


16. Series-Parallel (AND•LOD) Circuit 1



Instruction Word	No./Data
LOD	0
AND•NOT	1
LOD	2
OR	3
AND•LOD	4
OUT	2 0 0

After Circuits A and B are programmed, these circuits are ANDed by an AND•LOD instruction.


17. Series-Parallel (AND•LOD) Circuit 2




Instruction Word	No./Data
LOD	0
AND	1
LOD•NOT	2
AND	3
OR	4
AND•LOD	5
OUT	2 0 0

AND circuit of A and B


18. Series-Parallel (AND•LOD) Circuit 3




When modified, the circuit is easy to understand.




19. Series-Parallel (AND•LOD & OR•LOD) Circuit 4




NOTE: Operations of Operation Registers and Stack Registers




20. Series-Parallel (AND•LOD & OR•LOD) Circuit 5




21. Multiple Output Circuit 1



22. Multiple Output Circuit 2




23. Complex Circuit 1



Instruction Word	No./Data
LOD	0
LOD	1
AND	2
LOD	3
LOD	4
OR	5
AND•LOD	
OR•LOD	
AND•LOD	
AND•NOT	6
OUT	2 0 0


- AND circuit of C and D = E
- OR circuit of B and E = F
- AND circuit of A and F
- AND NOT 6 is added at the end.

24. Complex Circuit 2




Instruction Word	No./Data
LOD	0
LOD	1
OR	2
AND•LOD	
AND	3
LOD	4
AND•NOT	
OR•LOD	
OR	6
AND	7
OUT	2 0 0


1. Branching from a Branch Circuit to a Bus



2. Branching from a Bus to the Middle of a Branch Circuit




3. Branching from a Line to the Middle of a Branch Circuit



1. ON-Delay Timer


A TIM instruction requires two addresses.

Instruction Word	No./Data
LOD	0
TIM	100
OUT	200




TIM instructions can be programmed in two ways; 1. as with Circuit (a), output can be taken out directly from the TIM instruction, and 2. as with Circuit (b), output can be converted to a contact signal and taken out.

Instruction Word	No./Data
LOD	0
TIM	100
LOD·T	0
OUT	200




Time Chart




2. OFF-Delay Timer

Instruction Word	No./Data
LOD·NOT	0
TIM	100
LOD·NOT·T	0
OUT	200




Time Chart




3. Pulse Generating Circuit

Instruction Word	No./Data
LOD·NOT·T	0
TIM	10




Time Chart




T = 1 scan time

(b) Constant Duty Ratio Pulse Generating Circuit

Instruction Word	No./Data
LOD	0
AND·NOT·T	0
TIM	100
LOD·NOT·T	0
AND	200
LOD·T	0
AND·NOT	200
OR·LOD	0
OUT	200




Time Chart




While Input 0 is on, output pulses with same ON and OFF durations (duty ratio 1:1) are generated.

(c) Adjustable Duty Ratio Pulse Generating Circuit

Instruction Word	No./Data
LOD	0
AND·NOT·T	1
TIM	50
LOD·T	0
OUT	200
TIM	100




Time Chart



While Input 0 is on, output pulses with OFF duration of TIM 0 and ON duration of TIM 1 are generated. Output can be programmed in parallel with TIM instructions.

4. Long-Delay Timer 1 (Timer + Timer)


Instruction Word	No./Data
LOD	0
TIM	9000
TIM	3000
OUT	200



TIM instructions can be programmed continuously to provide a long-delay timer. There is no limit to the number of TIM instructions to be programmed continuously.

Example: 9000 (9000 sec) + 3000 (3000 sec) = 12000 (12000 sec) = 20


5. Long-Delay Timer 2 (Timer + Counter)



• Time Chart

After Input 0 has turned on, clock pulses generated by TIM 0 are counted to provide a long-delay timer.


6. Circuit to Turn Output Off Temporarily after Time-up




• Time Chart

Following to a TIM instruction, a circuit can be programmed.

7. Timer Using Special Internal Relay IR 714 (1-sec clock)




8. ON/OFF Delay Circuit



• Time Chart

Output 200 turns on 10 sec after Input 0 has turned on, and Output 200 turns off 5 sec after Input 0 has turned off.

1. Adding Counter 1




Instruction Word	No./Data
LOD	0
LOD	1
CNT	9 9 9 9
OUT	2 0 0


While Input 0 is off, Input 1 pulse signals are counted. When reaching the preset value, Output 200 is turned on.

-Preset value

•Pulse Input Acceptance Timing




2. Adding Counter 2 (Multi-Stage Setting One-Shot Output Circuit)



Instruction Word	No./Data
LOD	0
LOD	1
CNT	1 0 0 0
OUT	2 0 0
FUN	1 0 5
OUT	2 0 1
FUN	1 0 5
OUT	5 0 0
FUN	2 0 2
OUT	1 0 5
FUN	7 0 0
OUT	2 0 3


Counter preset value
- 1st stage setting
- 2nd stage setting
- 3rd stage setting

•Time Chart




The multi-stage one-shot output circuit for the adding counter is programmed using a FUN instruction (counter coincidence comparison instruction). There is no limit to the number of stages for a multi-stage counter.

— Coincidence comparison instruction



Output signal is on only when the counted value coincides with the preset value.


3. Adding Counter 3 (Multi-Stage Setting Self-Holding Output Circuit)




Instruction Word	No./Data
LOD	0
LOD	1
CNT	1 0 0 0
OUT	2 0 0
FUN	2 0 7
OUT	2 0 1
FUN	2 0 7
OUT	5 0 0
FUN	2 0 7
OUT	7 0 0
OUT	2 0 3

- Counter preset value
- 1st-stage setting
- 2nd-stage setting
- 3rd-stage setting


•Time Chart



The multi-stage self-holding output circuit for the adding counter is programmed using a FUN instruction (counter larger/smaller comparison instruction). There is no limit to the number of stages for the multi-stage counter.



4. Adding Counter 4 (Larger/Smaller Comparison Circuit)




Instruction Word	No./Data
LOD	0
LOD	1
CNT	5 0 0
FUN	2 0 0
OUT	3 5 0
FUN	4 0 0
OUT	1 5 0
AND•NOT	4 0 0
OUT	2 0 0

Output 200 is turned on when the counted value of Counter 0 is between 150 and 300.


•Time Chart




5. Multi-Digit Counter 1




• Time Chart





6. Multi-Digit Counter 2 (7-Digit Setting)





• Time Chart





6. Dual-Pulse Type Reversible Counter Circuit (CNT 45)





7. UP/DOWN Selection Type Reversible Counter Circuit (CNT 46 & 47)



1. Forward Shift Register Circuit



2. Reverse Shift Register Circuit



3. Bidirectional Shift Register Circuit

